

Welcome to

DESIGNCON[®] 2024

WHERE THE CHIP MEETS THE BOARD

Conference

January 30 – February 1, 2024

Santa Clara Convention Center

Expo

January 31 – February 1, 2024



Unmasking Voltage Regulator Instability: What Vendor Reference Designs Aren't Telling You

Speaker: Will McCaffrey, Northrop Grumman

Authors: Will McCaffrey, Northrop Grumman, Benjamin Dannan, Signal Edge Solutions



Author Bios



William McCaffrey

Digital Hardware Engineer, Northrop Grumman

William.McCaffrey@ngc.com

Will McCaffrey is a Digital Hardware Engineer at Northrop Grumman Mission Systems. He holds a BSEE from Rochester Institute of Technology in Rochester NY, and a MSEE from Johns Hopkins University. His interest is in high-speed digital design, SI/PI simulation and measurement. He has authored peer-reviewed journal publications to Signal Integrity Journal and has co-authored a peer-reviewed publication to DesignCon 2022.



Benjamin Dannan





Chief Technologist, Signal Edge Solutions

ben@signaledgesolutions.com

Benjamin holds a certification in cybersecurity, has a BSEE from Purdue University, a Master of Engineering in Electrical Engineering from The Pennsylvania State University, and graduated from the USAF Undergraduate Combat Systems Officer training school with an aeronautical rating. Benjamin is a trained Electronic Warfare Officer in the USAF with deployments on the EC-130J Commando Solo in Afghanistan and Iraq totaling 47 combat missions, as well as a trained USAF Cyber Operations Officer. In addition, he has co-authored multiple peer-reviewed journal publications and has received the prestigious DesignCon 2020 best paper award, given to authors leading as practitioners in semiconductor and electronic design.



What Do All of These VRM Eval Boards Have in Common?



They are ALL Unstable!

Eval Board Regulator	Resonance Frequency	Q Factor	Phase Margin
ISL70002SEHD	4.46 MHz	3.21	17.7°
LTM4637	109 kHz	7.15	7.9°
TPSM843B22	1.44 MHz	3	19°

Q < 2 is always 30° of phase margin!



What Makes These Regulators Unstable?

- There are resonances in the output impedance on the PDN
- A Bode Plot of the plant will show if your regulator is stable or not, but it will not tell you if your PDN is stable!
- Definition of Target Impedance
 - Voltage allowed set by the load
 - I_{max} set by the load, and the current is both dynamic and frequency independent
 - Impedance is the only term the designer has control over! A poorly placed resonance could be devastating

$$Z_{Target} = \frac{\Delta V_{Allowed}}{\Delta I_{Max}}$$



How Do We Measure Stability

- **Stability is the most essential measurement to ensure closed loop performance**


$$\textit{Closed Loop} = \frac{\textit{Open Loop}}{1 + T}$$

- **Historically stability was measured through Bode plots**
 - Requires injecting a signal into the loop
 - Does not consider the PDN impact in stability assessment



What if we don't have access to the feedback network?

- To measure stability with a bode plot, we need to cut traces and inject a signal
- Sometimes all you have is a capacitor pad on the output voltage rail
- That is all you need!




Source: <https://www.picotest.com/wemeasurepower2012/28-slide.html>



How do we practically measure NISM?

- **Impedance Measurement provides three data points**
 - Impedance Magnitude, Phase, Group Delay
 - NISM takes it from there!
- **NISM shows the systems stability, measures overall PDN**
- **NISM is available on all VNA and FRAs**
 - Omicron Bode 100
 - Keysight E5061B
 - And many more!




Source: Picotest.com



Wanted: Flat Impedance and Low Q-Points

- **Flat impedance is relative, and difficult to pull off**
- **Low Q PDN**
 - Lower reaction to transient changes, minimal ringing present
- **Impedance and high Q resonances look similar, but have different causes**
 - Impedance resonance due to passive resonance of system, present at power on and off
 - High Q resonance due to VRM feedback loop, only present with power on



Source: Witcher, S., Sandler, S., DesignCon (2023). *A New Power Integrity Requirement to Supplement Target Impedance: Quantifying PDN Impedance Flatness from Sandler NISM Santa Clara, CA; DesignCon.*




Demo 1, TPSM843B22

▪ TPSM843B22 Evaluation Board, TPSM843B22EVM

- VIN: 4V to 18V
- VOUT: 0.5V to 7V
- Max Current: 20A

▪ Equipment Used

- Omicron Bode100
- J2113A Semi-Floating Differential Amplifier
- P2101A 2-Port Probe
- Keysight N2787A Probe Holder




Demo 1, Setup and Calibration

- The effects of cables, connectors, and probe tips must be zeroed-out before measurements can be taken
- A short, open, load (SOL) calibration helps us set the reference point of our measurement to the device under test (DUT)




Picotest P2102A Probe



*Short calibration with 5oz copper reduces noise floor of measurement setup.

Measurement of Output Impedance (Z_o)




Resonance Point
1.44 MHz, PM of 19°

Q Factor of 3!



What can fix this resonance point?



m1
freq=1.316 MHz
mag(TPS843_ON_C11_ORG_10A_LOAD)=0.011

Step 1: Determine peak inductance (from Z)

$$L_{peak} = \frac{X_L}{2\pi f} = \frac{11 \text{ m}\Omega}{2 \cdot \pi \cdot 1.316 \text{ MHz}} = 1.33 \text{ nH}$$

Step 2: Determine Z_{TGT} and solve for C.


$$C = \frac{L_{peak}}{R^2} = \frac{1.33 \text{ nH}}{(8 \text{ m}\Omega)^2} = 21 \text{ }\mu\text{F}$$

Step 3: Find equivalent capacitor, set capacitor ESR $\leq Z_{TGT}$ and update design


Select -> 22 μF capacitor with ESR $\leq 8 \text{ m}\Omega$



Adding a 22 μF Capacitor to the Eval Board




- Swapped a 1uF Capacitor, with a resonance frequency of 10 MHz with a 22uF capacitor, with an ESR of 4 m Ω , as $Z_o < Z_{TGT}$ at 10MHz



C27 Original: GCM21BR71H105KA03L
C27 New: 885012107011



Measurement of Zo with Updated Capacitor



Resonance Point
659.6MHz, PM of 33.6°
A 14.6° PM improvement,
just with a BOM change!

Highlights PDN capacitor selection not optimized!

Q Factor of 1.45,
reduced by over ½!




Demo 2, LTM4637

- **LTM4637 Evaluation Board, DC1872A**

- VIN: 4.5V to 20V
- VOUT: 1V to 1.8V
- Max Current: 20A


- **Equipment Used**

- Omicron Bode100
- J2113A Semi-Floating Differential Amplifier
- P2101A 2-Port Probe
- Keysight N2787A Probe Holder



Demo 2, Setup and Calibration

- The effects of cables, connectors, and probe tips must be zeroed-out before measurements can be taken
- A short, open, load (SOL) calibration helps us set the reference point of our measurement to the device under test (DUT)



Picotest P2102A Probe

*Short calibration with 5oz copper reduces noise floor of measurement setup.

Demo 2, Meas. of Zo at C13




Resonance Point
109kHz, PM of 7.9°

Q Factor of 7.15!



What can fix this resonance point?

LTM4637 EVM ON Impedance Measured vs. Simulated Model



*Simulated model is based off State-Space Average VRM Model

Step 1: Determine peak inductance (from Z)

$$L_{peak} = \frac{X_L}{2\pi f} = \frac{89.11 \text{ m}\Omega}{2 \cdot \pi \cdot 93.56 \text{ kHz}} = 151.6 \text{ nH}$$

Step 2: Determine Z_{TGT} and solve for C.


$$C = \frac{L_{peak}}{R^2} = \frac{151.6 \text{ nH}}{(15 \text{ m}\Omega)^2} = 674 \text{ }\mu\text{F}$$

Step 3: Find equivalent capacitor, set capacitor $\text{ESR} \leq Z_{TGT}$ and update design

Select -> 680 μF capacitor with $\text{ESR} \leq 15 \text{ m}\Omega$



Adding a 680 μF Capacitor to the Eval Board



T520Y687M004ATE010, 680 μF , 10 m Ω ESR



Measurement of Zo with Updated Capacitor



Resonance Point
109kHz,
PM of 71° or greater

Q Factor of 0.2! A
35x Improvement!



Call to Action

- **Do not trust vendor reference designs, they are not always correct**
- **Just because these VRMs are not stable does not mean they are bad. It means they are not integrated with PDN correctly.**
- **The PDN for a VRM design needs to be optimized for each application.**
- **By using NISM, a designer can measure the output impedance see the output impedance, and quickly determine PDN stability**



Conclusion

- Both demonstrations showed that bill of material (BOM) changes had a dramatic impact on system stability. Additional BOM changes could further improve stability across entire system
- Accurate calibration and low inductance measurement paths are a must to properly measure impedance in the system PDN
- NISM is simple, accurate and widely available. Designing NISM test points is significantly easier than Bode Plot test points, and NISM can be implemented as part of final design and system sign-off
- Power integrity includes everything from the power supply to the load. This entire system needs to be included and measured for the system PDN to meet requirements. *PDN design is specific to each application!*



References

- [1] Barnes, H. (2021). Power Integrity Target Impedance Says it All, Power Delivery is AC not DC. *14th Annual Central PA Center for Signal Integrity Symposium*, (pp. 1-54). Harrisburg.
- [2] Sandler, S. (2019). Why Full VRM Characterization is Essential. *Signal Integrity Journal*
- [3] Witcher, S., Sandler, S., DesignCon (2023). *A New Power Integrity Requirement to Supplement Target Impedance: Quantifying PDN Impedance Flatness from Sandler NISM Santa Clara, CA; DesignCon.*
- [4] Sandler, S., Barnes, H., Dannan, B., (2023). *CHIPHEADS, Hands-On PDN Impedance and Calibration Basics; Santa Clara, CA; DesignCon*
- [5] What is Non-Invasive Stability Measurement (NISM)- <https://www.picotest.com/non-invasive-stability-measurement.html>



Thank you!



QUESTIONS?

